Our new out-of-order processor simulatol; FastSim, uses two innovations to speed up simulation 8-15 times (vs. Wisconsin SimpleScalar) with no loss in simulation accuracy. First, FastSim uses speculative direct-execution to accelerate the functional emulation of speculatively executed program code. Second, it uses a variation on memoization-a well-known technique in programming language implementation-to cache microarchitecture states and the resulting simulator actions, and then 'yast forwards " the simulation the next time a cached state is reached. Fastforwarding accelerates simulation by an order of magnitude, while producing exactly the same, cycle-accurate result as conventional simulation.
Introduction
Microarchitectural simulation is an essential tool in the research and design of processors, compilers, and other system software. Unfortunately, existing simulators of outof-order processors run programs thousands of times slower than actual hardware. By applying techniques used to implement fUnctiona programming languages, we reduced the cost of simulation by up to an order of magnitude, with no effect on its accuracy.
FastSim is a new direct-execution simulator of a speculative, out-of-order uniprocessor with non-blocking caches. Its two primary contributions are speculative direct-execution, which efficiently performs the functional simulation of a program, and fast-forwarding, which dramatically accelerates the time-consuming simulation of an out-oforder microarchitecture.
Direct-execution simulators run machine code from a target program directly on a host processor, and use a variety of methods to interleave simulation code. This widely used technique allows functional simulation to run at nearPermwion to make dlgttal or hard copes of all or part of this work for personal or classroom use IS granted without fee provtded that copies are not made 01 dlstrlbuted for profit or commerceI advantage and that copes bear this notxe and the full citation on the first page To copy othervase, to republish, to post on servers or to redastrlbute to lists, requues pror spectflc permission and/or a fee ASPLOS VIII 10/98' CA, USA 0 1998 ACM 1.58113.107.0/98/0010...$5.00 hardware speed. Direct-execution, however, has not been previously used to simulate out-of-order processors, because of the difficulty of reconciling the fixed behavior of an executing program with the fluid behavior of a speculative out-of-order microarchitecture. FastSim solves this problem by decoupling the simulation of out-of-order execution from the functional execution of instructions. With a new technique called speculative direct-execution, FastSim allows mispredicted branch paths to be executed directly, then rolled back. Without further optimization (e.g., fastforwarding), FastSim runs 1.1-2.1 times faster then the wellknown SimpleScalar out-of-order simulator, which does not use direct-execution.2
FastSim's primary contribution is the application of memoizatiorz-result caching--to the expensive process of simulating an out-of-order microarchitecture. Traditionally, memoization was used to implement functional programming languages by caching function return values. Expensive computation can be avoided by returning a previously cached value, when available.
FastSim's fast-forwarding technique is similar. Fastforwarding records microarchitecture configurations and the simulator actions that result from them. When a previously recorded configuration is encountered, the associated actions can be replayed at high speed until a previously unseen configuration is encountered. Fast-forwarding makes the simulator run 5-12 times faster, with no change in simulation results (e.g., cycle count.) Combining directexecution and memoization, FastSim simulates a MIPS RlOOOO-like architecture with a 190-360 times slowdown (i.e., simulation time over native benchmark execution time on the host), which is an order of magnitude faster than SimpleScalar.
The rest of this paper is organized as follows: Section 2 discusses related work. Section 3 describes the implementation of direct-execution in conjunction with an out-of-order microarchitecture simulator, including our new technique for simulating speculative execution. Section 4 describes memoization of FastSim's out-of-order pipeline and discusses strategies for limiting the size of the memoization cache. Direct-execution is not easily applicable to speculative, outof-order processor simulation. The first problem is simulating out-of-order execution using direct-execution, which is inherently in-order. As discussed in section Section 3.1, FastSim directly executes groups of instructions in program order, then subsequently simulates their behavior with respect to the out-of-order pipeline model. This is possible in FastSim, because loads, stores and other instructions do not require precise timing information to execute correctly on a uniprocessor machine. FastSim's processor model parameters.
3.1 Direct-execution & 000 Simulation Figure 2 shows the major components of the FastSim simulator. FastSim uses a binary rewriting tool (fs) based on the Executable Editing Library (EEL) [5] to instrument a statically linked SPARC program executable and link it with FastSim's p-architecture and cache simulators.
The key to using direct-execution in out-or-order processor simulation is to separate functional-in order+xecution of target instructions from simulation of the out-of-order pipeline. This is possible for two reasons. First, FastSim simulates a uniprocessor, hence loads and stores can be executed before their precise timing is known without affecting their result. Second, out-of-order pipelines preserve the appearance of executing instructions in program order. FastSim exploits these properties by directly executing groups of instructions in program order, then simulating their behavior with respect to FastSim's out-oforder pipeline model. A target executable is instrumented to record the addresses accessed by every load and store, and the target of every conditional branch and indirect jump. Load and store addresses are put in queues, called 1Q and SQ respectively, for FastSim's cache simulator. Instrumentation also calls FastSim's p-architecture simulator at every conditional branch and indirect jump (including return instructions). Since FastSim's p-architecture simulator is invoked at every control transfer instruction with more than one possible target, a single variable records whether a branch is taken or not-taken or the target of an indirect jump. of the current branch or indirect jump. Control flow information previously recorded for the last conditional branch or indirect jump is used to fetch instructions along the same execution path as direct-execution. When !.Larchitecture simulation catches up with direct-execution, the simulation is suspended and direct-execution continues to the next branch or indirect jump.
The p-architecture simulator in turn calls FastSim's cache simulator. The queued load and store addresses along with timing information provided by the p-architecture simulator permit accurate simulation of an aggressive non-blocking cache. The p-architecture simulator computes the cycle at which load and store instructions are issued to the cache simulator. The simulator then models the cache's behavior for loads and stores, and informs the p-architecture simulator how long each load will take to produce the requested data. Note that no program data is returned by the simulator, only the time taken to obtain the data.
Simulating Speculative Execution
In the behavior described so far, direct-execution drives FastSim's p-architecture and cache simulators and no information flows in the other direction. Speculative execution, however, requires feedback from the parchitecture simulator. The decision when to roll-back, following a mispredicted branch, is made by the parchitecture simulator and must control direct-execution. On the other hand, the p-architecture and cache simulators require data collected by direct-execution before they can run. Speculative direct-execution is our new technique that solves this problem. The idea is to directly execute mispredicted execution paths, while recording enough information to restore processor and memory state after a misprediction is detected by the p-architecture. Figure 3 shows where instrumentation is inserted into a target executable to perform speculative direct-execution.
All conditional branches in a target executable are replaced with instrumentation that first calls the p-architecture simulator then consults FastSim's branch predictor and branches in the predicted direction. Mispredictions are detected immediately by comparing the original branch condition to the predicted branch direction. Instrumentation along the two arcs out of each branch detect mispredictions-the original branch instruction is used as part of this instrumentation. If mispredicted, all register values--integer, floating point and control registers-are saved in FastSim's bQ data structure. The bQ can hold register data for up to four mispredicted branches, which is all that is required by FastSim's current processor model. In the common case, in which a branch is predicted correctly, no state is saved, as the simulation never rolls-back a correctly predicted branch.
The bQ allows FastSim to restore register values when the p-architecture simulator detects a misprediction. Other techniques are used to restore memory. Instrumentation before every store instruction records the value in memory before the store is executed (its pre-store value) and puts this data in the same sQ entry that records the store's effective address. When a misprediction is detected, all prestore memory values following the mispredicted branch are restored, in reverse order Using these techniques, mispredicted execution paths directly execute on a host processor, thereby collecting information needed by FastSim's p-architecture and cache simulators. FastSim's p-architecture simulator has been carefully designed to minimize the space needed to represent the state of its out-of-order pipeline-approximately 16 bytes plus 2 bytes per instruction in the pipeline-without reducing the complexity of its processor model. At the same time, we have minimized the amount of interaction between the parchitecture simulator and other FastSim components. These are necessary first steps to perform fast-forwarding simulation. Larger state encodings consume more space in the cache. Interactions between the u-architecture simulator and other components result in explicit states, which must be stored in the cache.
The next section (Section 4.1) describes the construction of FastSim's u-architecture simulator, focusing on the techniques used to centralize simulator state and reduce the space requirements for encoding this state-a necessary first step for implementing fast-forwarding. Section 4.2 describes how simulator configurations (i.e., u-architecture state) and the resulting simulator actions are further compressed and cached into FastSim's p-action cache. This p-action cache is subsequently used to fast-forward simulation. Fast-forwarding produces the same result as detailed simulation, since p-architecture simulator state stored in the p-action cache completely determines consequent actions of the detailed simulator. Finally, Section 4.3 discusses strategies for further reducing the size of the p-action cache. Another simplification is that FastSim's cache simulator is not memoized. The cache simulator is called by the parchitecture simulator as infrequently as possible through a simple interface. The cache simulator is invoked each time a load or store is chosen from FastSim's Rl 0000-like address queue and begins its simulated execution. For loads, the cache simulator immediately returns the shortest interval (in cycles) before the requested data could become available, considering all other loads and stores already executing. The u-architecture waits for this interval before again invoking the cache simulator for this load, although the simulator may be called in the meanwhile to handle other loads and stores. This call to the cache simulator either returns that data is now available or returns a new interval for the parchitecture to wait. A common example is a load that first misses in the Ll cache (usually a 6 cycle delay), then misses in the L2 cache resulting in an additional delay depending on the current state of the cache. With this interface, the parchitecture simulator is oblivious to the internal workings of its associated non-blocking cache simulator.
FastSim's u-architecture simulator is built around one central data structure, the iQ, which contains one entry for every instruction currently in the out-of-order pipeline. Between simulated cycles, the iQ contains the entire configuration of the p-architecture simulator, which can be used to index into FastSim's cache of memoized actions. The iQ is only an abstraction in FastSim's p-architecture simulator that centralizes simulator state. It can be easily adapted to model a variety of pipeline designs.
Entries remains in the iQ from the time an instruction is fetched until it is retired. The iQ records an instruction's address (from which the instruction itself can be looked up) and a small amount of state information. This perinstruction state information identifies in which pipeline stage an instruction resides and the minimum number of cycles before this stage might change. For example, an integer divide instruction may be executing-in the execute stage--with up to 34 cycles before it finishes executing and can be retired.
At every simulated cycle, FastSim's p-architecture simulator makes a complete pass over instructions in the iQ, in program order, from oldest to newest. Retired instructions are removed, state information for each instruction is updated for one cycle of execution, and new instructions are fetched into the queue. Most implementation constraints in FastSim's p-architecture model can be implemented with simple counters. One constraint is that RlOOOO's integer instruction queue (see Figure 1 ) holds at most 16 instructions. FastSim counts the number of integer instructions already in the queue stage before allowing later integer instructions to move into this stage. Since this type of constraint is recomputed every cycle, it is not part of the y-architecture state carried between cycles. Other constraints are more complex, but can still be implemented without explicit state information. Consider the RlOOOO register renaming scheme. FastSim recomputes register renaming information every cycle. This is possible, since the actual map of logical to physical registers does not affect the simulated time. The only consideration is the number of physical registers required to hold all output values of enqueued and executing instructions. FastSim builds up a new logical to physical register map every cycle, which models the physical register limitation of an RlOOOO and finds all true data dependencies between instructions. Similarly, a simple counter limits the pipeline to execute at most four speculative branches.
P-Action Cache and Fast-Forwarding
FastSim's processor-action cache (thep-action cache) stores a map from u-architecture configurations to simulator actions that result from those configurations. A uarchitecture configuration is simply a snapshot of the iQ taken between cycles. Simulator actions are events, such as calling the cache simulator for a load or store, returning to the direct-execution, or updating the simulation cycle counter. In general, actions stored in the p-action cache represent the ways in which FastSim's p-architecture simulator interacts with direct-execution or cache simulation, or update counters, such as the simulation cycle counter. Figure 5 shows one possible p-architecture configuration and some of the actions resulting from this conliguration.
At the start of simulation, FastSim's p-action cache is empty. u-architecture simulation starts by running FastSim's detailed p-architecture simulator. Whenever the detailed simulator interacts with either direct-execution or FastSim's cache simulator, it allocates a new action, describing the interaction, in the p-action cache. These actions are linked to the most recent u-architecture configuration, which captures the simulator state before these actions executed.
When FastSim encounters a configuration already in the paction cache, it looks up and replays the associated actions rather than using the detailed (slow) p-architecture simulator to recompute them. We call this process fastforwarding, and it produces exactly the same results as the detailed p-architecture simulation. Actions are replayed in the same order-calling the cache simulator, returning to direct-execution, and updating simulation statistic-s when they were first generated.
The only variation in u-architecture behavior arises from different cache behavior (caused by the unpredictable internal state of the cache simulator or different values in the 1Q or sQ) or from different control flow in the directexecution. These variations are checked when the actions are replayed, and previously unseen behaviors terminate fast-forwarding, so that the detailed simulator can simulate the new scenario.
Configurations stored in the p-action cache are a compressed representation of data in the iQ. This compression takes advantage of having instructions listed in program order. To encode the sequence of instruction in the iQ, we only save the starting addresses (PC and nPC) of the oldest instructions in the iQ, plus one bit per conditional branch (taken/not-taken), plus the target address of any indirect jumps. The iQ's per instruction state information can be compressed into 1.5 bytes per instruction, which subsumes the 1 bit of taken/not-taken information needed for conditional branches. Including some additional header information, this compresses a configuration to 16 bytes plus 4 bytes per indirect jump plus 1.5 bytes per instruction. New configurations are allocated at the end of a cycle in which an action was allocated. Hence at most one Addr. configuration in the detailed simulator and associated entries recorded in the paction cache. The instructions on the left are taken from the dynamic instruction stream. The top 11 instructions are currently in the pipeline and considered part of the configuration. As a result of this configuration, the p-architecture will execute for 6 cycles, then call the cache simulator for the load at 0x10078. These actions are encoded in the p-action cache, indexed by a compressed representation of the p-architecture configuration.
configuration is stored per simulated cycle, but several simulated cycles are often associated with a single configuration. Note that all interactions between the parchitecture and other FastSim components take place in the last cycle associated with a configuration because of the way configurations are allocated.
Multiple actions can be associated with a single configuration. FastSim allocated 2.s5.7 actions per configuration while simulating the SPEC95 benchmarks. The first action following a configuration identifies the number of simulated cycles associated with the configuration. Other actions, such as calling the cache simulator or returning to direct-execution, are linked in the order in which they were produced by the detailed simulator. The last action in a chain of actions associated with a configuration is linked to the first action of the following configuration, forming an unbroken chain of actions.
Variations in behavior, caused by different values from the cache simulator or changes in control flow following a branch or indirect jump, cause the fast-forwarding simulator to choose one of several possible successor actions in the action chain. For example, there are four possible outcomes following a conditional branch in the direct-execution (i.e., taken/predicted, taken/mispredicted, not-taken/predicted, and not-taken/mispredicted) and arbitrarily many return values for a load event sent to the cache simulator (i.e., possible intervals before data becomes available). If the action for a particular outcome is not in the p-action cache (e.g., the outcome has not yet occurred for the current configuration), fast-forwarding stops and detailed simulation resumes. Subsequent detailed simulation computes the p-architecture behavior for this new outcome, and generates actions along a new branch of the action chain to handle this outcome in the future. Figure 6 illustrates the graph structure of the p-action cache in terms of configurations and action chains, and shows how new configurations and actions are linked into the existing graph structure to handle new outcomes.
Limiting P-Action Cache Size
Fast-forwarding accelerates p-architecture simulation at the cost of increased memory consumption. Without limitation, the p-action cache can grow to hundreds of megabytes for the more complex SPEC95 benchmarks (e.g., 889MB for go, 296MB for gee). Test results presented in the next section were collected on a host machine with 2GB of physical memory, but few people will have machines this large in the next few years. Consequently we investigated several techniques for handling FastSim's memory consumption.
Our first trivial p-action cache replacement policy allows unbounded growth of the p-action cache. This policy produces fast simulation times, providing the p-action cache fits in physical memory. If it does not fit in physical memory, then the OS will page (and likely thrash). A better replacement policy is to flush the p-action cache when full. This cache flush policy is easy to implement and can limit the p-action cache to any size, but there is a performance trade-off. Whenever the cache is flushed, FastSim must use detailed (slow) p-architecture simulation to recompute actions and configurations.
A drawback of the cache flush policy is that useful actions are flushed along with never to be uses ones. An alternative policy, which also maintains pointers and avoids fragmentation, is to use a copying garbage collector. Only actions that were accessed since the last garbage collection are copied. This policy incurs extra overhead-the cost of copying-which would be offset by increased reuse of cached actions. A further refinement is to use a generational garbage collector, so frequently replayed actions will not be copied by the garbage collector as often-hopefully reducing garbage collection overhead.
FastSim Performance
This section describes some performance measurements of FastSim running the SPEC95 benchmarks. Experiments were run on a Sun Microsystems Ultra Enterprise E5000 with 167MHz UltraSPARC processors and 2 GBytes of physical memory. All programs, except compress, were run using their "test" input sets to reduce simulation time.
Compress, which requires less time, used its "train" data set. Table 2 shows the performance of FastSim, as compared against the original benchmarks (before they were instrumented) and against a direct-execution simulator without memoization. SlowSim is FastSim with memoization disabled-the fast-forwarding simulator was turned off and no configurations were encoded or put in the p-action cache. The table shows that memoization improves overall simulation performance by a factor of 4.9-l 1.9 times. Despite this dramatic speedup, the cycle counts---and all other processor statistics--generated by FastSim are identical. Table 3 compares FastSim against the SimpleScalar out-oforder simulator [l] using similar processor and cache parameters. Despite their differences-e.g., SimpleScalar models a different instruction set-SimpleScalar provides a good baseline for measuring FastSim's performance and demonstrating the benefit of its techniques. With only direct-execution, FastSim runs I. l-2.1 (mgrid-gcc) times faster than SimpleScalar. With fast-forwarding, FastSim runs 8.5-14.7 (fppppijpeg) times faster than SimpleScalar.
One reason for memoization's large benefit is that FastSim target instructions. However, the performance improvement does not appear to be directly attributed to this fraction (compare ijpeg). was able to replay simulator actions for almost all instructions. Table 4 shows the fraction of instructions simulated in detail compared against the much larger proportion of instructions for which actions were replayed. For all benchmarks except gee and ijpeg, FastSim used its detailed u-architecture simulator for fewer than 0.1% of Table 5 : Measurements of memoixation. "P-Action Cache" is the total memory used to record configurations and actions. The next two columns report the static number of configurations and actions allocated. "ActionsKonfig." is the average dynamic number of actions associated with each configuration, and "Cycles/Config." is the dynamic number of simulation cycles per configuration. The final two columns report average and maximum lengths of action chains played back without stopping to perform detailed simulation.
programs, it was manageably small. However, in five Table 5 also reports the number of actions and applications it grew to over one hundred megabytes. The go configurations statically generated for each program. benchmark generated nearly 900MB of p-action data, by far Although the number of actions and configurations varied the most. Fortunately, a simple cache replacement policy, greatly between programs, the dynamic number of actions discussed later, can greatly reduce the memory requirements per configuration remains relatively consistent--between for simulating most benchmarks.
3.4 and 4.9-for all benchmarks. This number is a measure of how much work can be directly replayed at a memoized configuration. By dividing the actions per configuration by the dynamic cycles per configuration, we get an indication of how much simulated work is performed by the parchitecture each cycle. The average actions per cycle over all the integer benchmarks is 2.4, compared to 3.9 for floating-point benchmarks, which corresponds to our pipeline's ability to execute more instructions in parallel if there is a mix of integer and floating point operations. The final two columns report the average and maximum number of chained actions that fast-forwarding was able to replay without calling the detailed simulator. The large values in both columns reflect the extremely long intervals during which only previously cached configurations were encountered. Figure 7 shows the result of limiting p-action cache size using the cache flush on full policy. The graph shows simulator speed-up (non-memoized/memoized time) for paction cache sizes ranging from 512Kb to 256MB. Most benchmarks could tolerate an order-of-magnitude reduction in p-action cache size with little or no impact on simulator performance. This includes the go benchmark, which naturally uses 889MB but shows no slowdown when limited to 256MB and only moderate slowdown at 64MB. A few benchmarks did not perform well with reduced cache sizes----notably ijpeg, which slowed dramatically with only moderate cache reductions--although even these benchmarks ran several times faster than simulation without memoization for all but the most restrictive cache sizes.
We also tried garbage collecting the p-action cache, keeping only those configurations and actions that had been used since the last garbage collection. Despite the potential savings from keeping useful actions in the cache, FastSim's performance with garbage collection was nearly identical to its performance using the simple flush on full policy. Furthermore, since we used a copying garbage collector, the total memory in use during a collection could be up to twice the maximum allowed p-action cache size. Taking this into account, garbage collecting the p-action cache is almost always worse than simply flushing it. Experiments with a generational garbage collector were no better. The additional complexity--+.g., handling pointers from older generations back to younger generations-offset any savings from copying smaller portions of the cache.
The garbage collector's poor performance can be attributed to two factors: Garbage collections (or cache flushes) are infrequent and few actions survive each collection. 1-4 garbage collections or cache flushes occur when the paction cache is sized just smaller than the maximum space used by a benchmark. For each factor of two decrease in cache size there is only a 3.8 times increase in the number of collections on average. Infrequent collections means that few configurations are discarded over a program's execution and that the amortized cost of regenerating them is small. Another factor is that only 18% of the p-action cache survives each garbage collection on average. Little is gained by finding and copying these actions over flushing the cache and regenerating them, when compared to the total simulation time.
Conclusion
FastSim uses two, well-known, but previously unapplied techniques to greatly speed the detailed, accurate microarchitectural simulation of an out-of-order uniprocessor. FastSim demonstrates that direct-execution is compatible with out-of-order simulation, although the benefits are small because of the cost of simulating a complex microarchitectural model.
FastSim also directly attacks this cost, by using memoization to dramatically reduce the cost of detailed simulation, A key observation is that out-of-order microarchitecture configurations are often repeated and result in identical simulator behavior. By caching these configurations and their corresponding simulator actions, subsequent visits to a configuration can be replayed many times faster. This fast-forwarding speeds processor simulation by a factor of 5-12 times, at the cost of increased memory consumption.
Experiments with cache replacement policies show that most benchmarks only need a fraction of the p-action data they generate over the course of simulation. A simple flush on full policy is suficient to limit the p-action cache size without a large impact on performance. More complex cache replacement policies, such as copying garbage collection, are not worth the effort, since they are difficult to implement and perform no better than the simple flush on full policy.
